Paralelo 1

Digital Systems, aims to study the design of synchronous sequential machines from a traditional perspective, as well as from the 21st century’s own point of view using FPGA and the hardware description language for very high speed VHDL integrated circuits.